

L4985

HIGH EFFICIENCY SWITCHING REGULATOR

PRODUCT PREVIEW

- OPERATING INPUT VOLTAGE: FROM 4.5V TO 21V
- HIGHEFFICIENCY3A STEPDOWN CONVERTER
	- 3A @ 3.3V OUTPUT VOLTAGE FROM 4.5V INPUT VOLTAGE
	- ADJUSTABLE OUTPUT VOLTAGE FROM 1.28V
	- GATE DRIVER FOR SYNCHRONOUS **RECTIFICATION**
	- 100% MAXIMUM DUTY CYCLE
	- INTERNAL CURRENT LIMIT
	- SOFT START, RESET SIGNAL, THERMAL SHUTDOWN
- AUXILIARY CONVERTER WITH 40V OPEN DRAIN SWITCH DELIVERING 5W $@V_{IN} = 12V$
	- 1.7A PEAK CURRENT INTERNALLY LIMITED (TYP)
- POWER MANAGEMENT

DESCRIPTION

This high efficiency DC-DC converter is a monolithic device developed to generate all the voltages required in multioutputs DC-DC converters, in particular when the supply voltage is a battery, and isolation is not needed.

Designed to start to operate at an input voltage as low as 4.5V up to 21V, the device takes the advantages offered by our proprietary BCD Multipower technology to deliver 3A to the load on the stepdown section, and to manage 1.5A peak current on the open drain section.

The packages proposed are in plastic dual in line, Powerdip 20 (16+2+2) for standard assembly, and SO20L for SMD assembly.

This device is constitueed by two major sections: one section is a stepdown regulator, and the other one is a flexible regulator with open drain output DMOS transistor, source grounded, for flyback/forward topologies for multioutputs, or stepup topology when a single voltage higher than the supply one is requested.

Step Down Converter Section

The stepdown section, delivering to the load up to 3A current, at an output voltage adjustable from 1.28V up to 16V, works in voltage mode, fixed frequency, with no limitation on the max duty cycle.

This section has been designed to maximise the efficiency minimising the conduction losses and the quiescent current.

An internal step-up converter using a small chip inductor and a filter capacitor provides voltage and energy the gate driver of the internal N-channel DMOS transistor of 0.1Ω typ of R $_{\sf dson}$, and the driver of an external DMOS transistor that should require no more than 30nC of gate charge, at 100KHz.

The gate driver pin can be left open if the use of a Schottky diode is preferred.

An internal pulse by pulse current limiting protects the device it self and the load from overload and short circuit conditions.

A reset block, monitoring the feedback voltage, with an programmable reset delay time, generates a reset signal for the microprocessor. The reset output is an open drain.

Moreover, the DIS1 pin, active low, will inhibit the whole device, reducing to leakage only the current consumption from the battery.

March 1995

This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

Open Drain Converter Section

It's a low power converter, capable to deliver a global output power in excess of 5W $@V_{IN} = 12V$. The max power delivered is depending on the supply voltage and on the topology used.

BLOCK DIAGRAM

The open drain DMOS Rdson is 1 Ω typ and a max voltage breakdown is 40V.

This section required few components just a voltage dueder to fix the output voltage.

DIS2 pin, when low, inhibits this section, reducing to zero the quiescent current consumption of this section.

SGS-THOMSON

MICROELECTROMICS

57

ABSOLUTE MAXIMUM RATINGS

PIN CONNECTION

THERMAL DATA

L4985

PIN FUNCTIONS

ELECTRICAL CHARACTERISTICS ($V_{17} = 12V$; $T_j = 25^{\circ}C$; $C_{osc} = 560pF$; unless otherwise specified.)

ELECTRICAL CHARACTERISTICS ($V_{17} = 12V$; $T_j = 25^{\circ}C$; $C_{\text{osc}} = 560pF$; unless otherwise specified.)

Figure 1: Dropout voltage between Pin 17 and Pin 4 vs. output current (step down converter.

Figure 5: Power dissipation (device only) vs. supply voltage (refer to test circuit of fig.29 with $D1 = SB540$, Pin $9 = open$)

Figure 2: Dropout voltage between Pin 17 and Pin 4 vs. Junction Temperature

Figure 4: Dropout voltage between Pin 11 and Pin 10 vs. Junction Temperature

Figure 6: Power dissipation (device only) vs. supply voltage (see test circuit fig. 28, with $D1 = SB540$, pin 9 open

Figure 12: Current consumption vs. supply voltage

Figure 13: Oscillator frequency vs. supply voltage

Figure 14: Oscillator frequency vs. temperature

Figure 18: Supply voltage ripple rejection vs. frequency (from input to output voltage, test circuit of fig. 28 with $D1 = SB540$, $pin 9 = Open)$

SGS-THOMSON YO ELLECT ROMICS

Mile

Figure 15: Referencevoltage (pin 19) line regulation

Figure 19: Switching frequency vs. Cosc

Figure 21: Evaluation board efficiency (Ref. fig. 25) with synchronous rectifier $[V₀₁ = 5V, V₀₂ = 24V]$

Figure 23: Evaluation board efficiency (Ref fig.28) with $D1 = SB540$ and pin9 open.

Figure 20: Evaluation board efficiency of (Ref fig. 29) with synchronous rectifier

Figure 22: Evaluation board efficiency (Ref. fig. 28) with synchronous rectifier

Figure 24: PCB thermal characteristic

APPLICATION INFORMATION

Figure 25: Dual converter evaluation board circuit (Fig.: 26-27)

Table 1: Evaluation board test circuit results (using synchronous rectifier).

Figure 27: PC Board (Back Side) and ComponentsLayout of fig. 25 (scale 1:1)

Figure 28: L4985 single output: evaluation board circuit.

Figure 29: L4985 single output: evaluation board circuit (**).

- $C5 = C6 = 220 \mu F / 10V$ SANYO OS-CON C8 = 560pF multilayer $C9 = C10 = 2.2 \mu F / 10V$
- $C11 = 4.7nF(3.9nF**)$
- $C12 = 8.2nF(5.6nF**)$
- $R6 = 56k\Omega$ $R7 = 33kΩ (39kΩ **)$

[L2 = 50µH (Core Magnetics - 27 turns, 0.8mm) PCB copper thickness 70mm **] $D1 = SB540$ (pin 9 open) (*) OPTIONAL: D1 = ST BYV 10 - 40 MOS = DY9410 SILICONIX

Table 2: Step down converter using synchronous rectifier evaluation results.

Figure 30: PC Board (Component Side) and Components Layout of Fig. 28 (scale 1:1)

Figure 31: PC Board (Back Side) and ComponentsLayout of Fig. 28 (scale 1:1)

Figure 32: L4985 single output: Minimum external component count.

 $R3 = 3.9k\Omega$ $R4 = 2.4k\Omega$ $R6 = 56k\Omega$ $R7 = 33k\Omega$ $R8 = 27k\Omega$ $R9=2.7k\Omega$ $R10 = 10k\Omega$ $R11 = 10k\Omega$

Figure 33 : Single chip converter generates 3.3V/3A for logic and 12V/100mA (flash eprom) from 5V bus

 $L2 = 20\mu$ H (Core Magnetics 55050, 19 turns, 0.8mm)

L3 = 15µH (Core Magnetics 58080, 16 turns, 0.6mm)

D2 = ST BYV 10 - 40

 $D1 = SB540$

 $PIN 9 = OPER$

 $R1 = 3.3k\Omega$ $R2 = 4.7\Omega$ $R3 = 8.2k\Omega$ $R4 = 2.7k\Omega$ $R6 = 56k\Omega$ $R7 = 39k\Omega$ $R8 = 27k\Omega$ $R9 = 2.7k\Omega$ $R10 = 10k\Omega$ $R11 = 10k\Omega$

Figure 34 : Single chip converter generates 5V/2A for logic and 12V /100mA for flash eprom

 $C1 = 560 \mu F / 25V$ NCC LXF $C2 = 10 \mu F / 50 V$ $C3 = 330nF$ film C5 = 220µF / 10V SANYO OS CON (2x220µF) $C7 = 2.2nF$ film C8 = 560pF multilayer $C9 = C10 = 2.2 \mu F / 10V$ $C11 = 3.9nF$ $C12 = 5.6nF$ C13 = 330µF / 25V NCC LXF $C14 = 22nF$

 $L1 = 180\mu H$ axial

 $L2 = 20\mu H$ (Core Magnetics 58120, 27 turns,

0.8mm)

L3 = 15µH (Core Magnetics 58050, 16 turns, 0.6mm)

- $D2 = ST BYV 10 40$
- $D1 = SB540$
- $PIN 9 = OPER$

 $R2 = 4.7\Omega$ $R3 = 3.9k\Omega$ $R4 = 2.4k\Omega$ $R6 = 56k\Omega$ $R7 = 39k\Omega$ $R8 = 47k\Omega$ $R9 = 2.7k\Omega$

'

Figure 35: Extremely compact one chip solution for inkjet printer.

C1 = 100µF / 16V NCC LXF $C2 = 10 \mu F / 50 V$ $C3 = 330nF$ film C5 = 100µF / 16V (ESR = 0.045mΩ) $C7 = 2.2nF$ film C8 = 560pF multilayer $C10 = 2.2 \mu F / 10V$ $C11 = 3.9nF$ $C12 = 5.6nF$ $C13 = 220 \mu F / 35 V$ $C14 = 22nF$

L1 = 180 μ H axial (R_S = 2 to 5 Ω)

L2 = 68µH (Core Magnetics 55050, 34 turns, 0.8mm)

L3 = 68µH (Core Magnetics 55050, 34 turns, 0.8mm)

D1 = D2 = ST BYV 10 - 40 $PIN 9 = OPER$

TYPICAL EFFICIENCY OF FIGURE 35

Figure 37: Battery charger application circuit.

C1 = 470µF / 25V NCC LXF C2 = 10µF / 50V $C3 = 33$ _OnF /63 V film $C4 = 3.9nF$ $C5 = 2.7nF$ $C6 = 220 \mu F$ $C7 = 1 \mu F$ $C8 = 560pF$ $C9 = 100nF$ $C10 = 1 \mu F$

 $R1 = 22k\Omega$ $R2 = 2.4kΩ$ $R3 = R4 = 56kΩ$ $R6 = 55m\Omega$ $R7 = R8 = 100Ω$ $R9 = 4.7k\Omega$ $R10 = 2.4k\Omega$

 $L1 = 180\mu H$ axial

L2 = 50µH (Core Magnetics 58120, 27 turns, $0.\dot{8}$ mm $)$

 $D1 = SB540$ D2 = TL431 D3 = BYT1040

Figure 38: E/A Compensation Network

APPLICATION HINTS

Oscillator(pin 18)

An external capacitor, Cosc, connected between pin 18 and SGND fixes the oscillator frequency fsw. In the range from 25 kHz to 350 kHz, fsw is given by:

fsw = $31 - 8 \cdot \text{Cosc} + 32/\text{Cosc}$,

[fsw]=kHz, [Cosc]=nF

A value of 85 kHz (Cosc = 560 pF) is suggested as optimum trade-off between high efficiency and output filter size reduction.

Comp (pin 13)

An E/A compensation networks providing two pole-zero pairs is suggested for stabilizing the control loop of the L4985. In fig. 38, an example of such a kind of network is shown. In fig. 39 the bode plot of its gain is drawn.

Figure 39: E/A Compensation Network Gain.

Power Management (pins 2 & 3)

Pin 3 (DIS1), controls the enabling/disabling of the whole chip. A low level (below 0.9V) disables it, reducing the current absorbed from the supply to few A (sleep mode). A voltage above 3V enables the chip operation.

Pin 2 (DIS2) works just like DIS1 but controls the auxiliary converter only, leaving the main converter still operating.

Internal Boost (pins 7 & 8)

This low power converter is used to generate a DC bus, delivering 10 V above the supply voltage, needed for driving the internal NDMOS switches. This solution does not put any limitation both to maximum duty cycle and to minimum load current.

The internal boost uses, as external components, a small chip or axial inductor (connected to the V_S) and a capacitor (connected to PWGND).

The inductance should be in the range 100 to 200 µH, with few ohms of series resistance to limit the peak current.

The capacitor will be an electrolytic one (10 uF is OK) without any particular requirement.

Gate Driver (pin 9)

This output can drive an external PowerMOS acting as a synchronous rectifier for achieving maximum efficiency at high load current.

The driver can deliver up to 30 nC per cycle with a 10 V voltage, and that must be taken into account when selecting the external PowerMOS, because of its gate charge.

A small Schottky diode in parallel to the external PowerMOS is still used in order to avoid power losses due to the turn-on of the PowerMOS inherent diode.

Reset Function (pins 1 & 20)

The RESET signal, delivered at pin 1 with an open drain output (compatible to V_s), indicates with a low level either that the chip is disabled or that an output voltage drop has occurred.

The high level appears, after a programmable delay, as the chip is enabled or the ouptut voltage has recovered its correct value.

Figure 40: Auxiliary converter internal schematic.

Figure 41: Auxiliary converter: Principal waveforms

The delay (Trd) is programmed by an external capacitor connected to pin 20 and SGND according to the approximate rate:

$Trd = 250$ ms/ μ F

Soft Start (pin 14)

Soft-start, essential to assure a correct and safe start-up of converters, is performed by means of an external capacitor, Css. The soft-start time is related to Css by the approximate rate:

 $Tss = 30$ Vout / Vin $[ms/\mu F]$.

Auxiliary Converter (pins 11 & 12)

The auxiliary section includes, as a power switch, an NDMOS with grounded source and open drain, thus allowing the implementation of either boost or transformer coupled converters. That requires, besides the magnetics and the output stage, only a resistor divider to fix the output voltage. No frequency compensationis needed.

BOARD LAYOUT CONSIDERATIONS.

To prevent degraded performances or, worse, instabilities and oscillations, a careful board layout is mandatory. With this aim, the following points should be considered.

1)Separate ground paths of signals and load currents of the main converter. The two paths should have their common point in the (-) plate of the output capacitor.

- 2)Separate the ground path of the auxiliary converter from that of the main converter. The former runs from the (-) plate of its output capacitor to PWGND. The (-) plates of the two output capacitors should be connected.
- 3)Make separate supply paths for the IC (pin 17), the internal step-up and the auxiliary converter, all leading to the (+) plate of the input capacitor.
- 4)The anode of the Schottky diode (the drain of the synchronous rectifier, when used) should be placed as close as possible to pin 4 in order to reduce stray inductance which causes ringing spikes at MOS turn-off.
- 5)Place the input capacitor as close as possible to the IC so to reduce the effect of the pulsed current absorbed.
- 6)Make copper tracks carrying high currents (either pulsed or DC) as large as possible, in order not to impair efficiency and load regulation. Concerning this, it is important to use copper layers as thick as possible. Some of these tracks could be doubled on the other side of the board.
- 7)Make copper tracks carrying small signals run far from points with quickly swinging voltages.
- 8)Widen as much as possible the copper area to which the four central ground pins are connected, in order to make easier heat dissipation. Also ground paths could be widened to form ground planes.

POWERDIP 16+2+2 PACKAGE MECHANICAL DATA

L4985

SO-20 PACKAGE MECHANICAL DATA

Informationfurnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibilityfor the consequences of use of such informationnor for any infringement of patents or other rights of third parties which may result from its use. No
license is granted by implication or otherwise under any patent or patent rights **SGS-THOMSON Microelectronics productsare not authorized for use as critical components in life support devices or systems without ex-press written approval of SGS-THOMSON Microelectronics.**

1995 SGS-THOMSON Microelectronics - AllRightsReserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore -
Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

